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ABSTRACT 
The paper presents a CMOS signal processing 
unit to use with silicon photodiodes for low energy 
gamma and X-ray detection. The unit consists of a 
preamplifier, an amplifier and a comparator for nuclear 
pulse signal shaping, amplification, and discrimination. 
The unit is fabricated by the standard 0.5 fl m douhle- 
poly double-metal (DPDM) CMOS integrated-circuit 
process and has a chip size less than 80 fl m x 50 fl m. 
The amplifier is basically a CMOS inverter, which has 
the merits of simple structure and low power 
consumption. The amplifier section has a voltage gain 
up to 85 dB in the interested frequency range of 10 to 
100 kHz. The unit is operated under a single supply 
voltage of 3 volts and has a power consumption less than 
100 fl W. Sensitivity studies indicated a satisfactory 
performance under the uncertainties in manufacturing 
process and the fluctuations of operating temperature 
and supply voltage. 
Index terms - nuclear radiation detection, silicon 
photodiode, signal processing, CMOS IC design 
I. INTRODUCTION 
The purpose of the work is to design an signal 
processing unit that is to be coupled with silicon 
photodiodes serving as a personal dosimeter for low 
energy gamma (cl00 keV) and X-ray pulse counting. 
We are also interested to develop the unit for portable 
and miniature dosimeter applications. In the 
conventional amplifier design for semiconductor 
detectors, charge sensitive amplifier is the most 
popular choice.[ l-81 In the current project, we are 
aimed for common small silicon photodiodes and thus 
a voltage amplifier design is suitable. 
Our main design goal is low power 
consumption and uses a single voltage supply. To 
facilitate batch production available to us locally in 
Taiwan, we designed and manufactured the circuit 
using the 0.5 ,LL m double-poly double-metal (DPDM) 
IC process; technical data for the process are supplied 
by the United Microelectronics Corporation (UMC). 
In the following sections, we present the detailed 
design and the analysis, particularly under various 
manufacturing and operation uncertainties. 
II. CIRCUIT DESIGN 
The unit consists of a signal amplifier for signal 
amplification and a Schmitt trigger for background 
discrimination. Figure 1 is the system configuration. 
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Fig. 1 System configuration 
The amplifier is based on the structure of a 
CMOS inverter. The CMOS inverter has a simple 
structure, thus requires a small chip area and has a 
low power consumption. Yet, the signal gain is large 
due to its very steep transition curve between the two 
binary states. As shown in Fig. 2, the amplifier 
stage cascades two inverters. A particular concern 
for the amplifier stage is the bias circuitry. 
Complementary configurations were employed, as 
shown in Fig. 2, to improve the bias stability. The 
operating point of each inverter is set at the half of 
supply voltage to maximize the gain and output swing. 
The input capacitor C,, is an external AC coupling capacitor 
whose value 40 pf is determined by the desired lower 3 dB 
cutoff frequency. 
Fig. 2 Amplifier stage 
The amplifier circuit parameters are based on 
the 0.5 ,LL m DPDM CMOS IC process with the 
technology file supplied by the UMC. The UMC 
process has a threshold voltage about 1 volt and 0.7 
volt for PMOS and NMOS components respectively. 
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The signal swing is about 0.7 volt for a power supply 
of 3 volts. The CMOS component width and length 
ratio (W/L) were then iterated to optimize 
amplification and power consumption. Table I lists 
the width and length of each MOS component used in 
the amplifier. 
TABLE I 
MOS COMPONENTS USED FOR THE AMPLIFIER 
TABLE II 
MOS COMPONENT FOR SCHMITT TRIGGER AND BUFFER 
Buffer QT8 PMOS 2.7 1.6 
QT9 NMOS 1.6 9.6 
QT10 PMOS 2.7 1.6 
III. SENSITIVITY ANALYSIS 
Final design analyzed using Hspice showed that 
the overall gain is about 85.8 dB; with an input signal 
of 6OpV, an output pulse 779mV is obtained. The 
frequency response analysis showed an upper cut-off 
frequency of 101.6 kHz and a lower cut-off frequency 
around 16.7 kHZ. The power consumption of the 
amplifier stage is about 35pW. 
Figure 4 is the input and output signal 
waveforms under the normal operating condition. 
A Schmitt trigger is used to discriminate 
background nuclear events and to convert the j ; ; ; ; 
amplifier output to a digital signal. The trigger 
i” ; j\ _\\ \\ .\\ .\\.\\ .\\ .\_)\\ ._\ .\\..\.)\\..\ j 
circuit is also designed in a CMOS configuration to 
couple with the amplifier. The component size used 
in the trigger circuit is determined by the desired 
discrimination level To cope with the normal 
amplifier output level 2.3 V, we choose 1.6 V and 2 V 
as the two switching level. A buffer is followed to ,~~ j\ 
strengthen the drinving capability.. Figure 3 is the 
overall circuit diagram. The size of the MOS 
components used in the trigger and buffer is listed in 
TableII. Thetotalchipareais80~mx5O~mand 
the total power consumption is less than 100 ,U W. 
Fig. 4 Test results-I/O waveforms 
Sensitivity analyses were performed to evaluate the 
effect of manufacturing process uncertainties, C,n 
“,~;;-.+ 1.. operating temperature and power supply voltage 
fluctuations. Output voltage varies with the 
operating temperature in an opposite way. 
Fluctuations of supply voltage do little affect the 
performance of the system because of the good 
tracking of the bias circuitry. The manufacturing 
uncertainty has the largest effect because the 
operating point is altered and the amplification varies 
much. To keep an output signal of 700 mV, the 
Fig. 3 Overall circuit diagram present design is successful in the “four corner” 
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analysis (S’S, FF, SF,FS) at the operating temperature 
varied from 0 to 40 “C and the supply voltage varied 
from 2.5 to 3.5 volts. The sensitivity analyses are 
summarized in figs. 5 and 6. 
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Fig. 5 Effect of manufacturing process and temperature variation 
on output voltage 
2.5 
g 2.4 
2 2.3 
+- 2.2 
2.5 3 3.5 
v,,m 
Fig. 6 Effect of supply voltage at different operating 
temperature on output voltage 
IV CONCLUSION 
The paper presents a signal processing unit to 
use with silicon photodiodes for low energy gamma 
and X-ray detection. The amplifier is based on a 
CMOS inverter and has a voltage gain up to 85 dB in 
the interested frequency range of 10 to 100 kHz. 
The bias circuit shows excellent tracking ability and 
performs well under manufacturing process 
uncertainties(TT, FF, F’S, S’S, SF), temperature 
variations (O”-4O”C), and supply voltage 
fluctuations.(2.5V-3.5V). Because of the excellent 
gain bandwidth product, the present design is not only 
suitable for the stated applications but can also serve 
as a general purpose amplifier. The system 
integrates the amplifier and comparator using IC 
process; it takes a chip area less than 80 l(~ m x 50 l(~ m 
and has the merits of a low power consumption. 
Thus, the present design is particularly useful for 
miniature personnel dosimeters. 
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